职位描述
举报
职位类别: 其它兼职类
SUMMARY Take the major responsibility for Signal integrity design Telecom and networking projects. Provide necessary inputs regarding high-speed signal quality and design constraints to electronics designers for signal & design quality assurance. Drive innovation and continuous improvement within Jabil Circuit by harnessing new technologies and methodologies. Provide exceptional support to external and internal customers, team members, and other persons through technical project coordination. ESSENTIAL DUTIES AND RESPONSIBILITIES include, but are not limited to the following: Lead the SI/SPIT team Responsible for the high-speed signal pre-simulation and post-simulation, layout constraints preparation, and PCB design Perform system level’s signal integrity and timing analysis on boards, packages, connectors and ASICs etc. Cooperate with SPIT(Signal, Integrity, Power, and Timing) engineers to develop SPIT Test plans and basic bring-up/functionality testing plans Correlate SI simulations with SPIT measurements to validate the modeling methodology Contribute to the design trade-offs and evaluation of mechanical, electrical, and thermal performance of both components level and system level Cooperate with electronics engineers for signal issues & Lab debug REQUIREMENTS: Master Degree in Engineering or Equivalent with at least 4 years related experience in Hi-Speed signal simulation Proficient with board level’s reflection, x-talk, ground bounce, bypassing techniques for power/ground noise reduction, termination techniques for reflection noise control Proficient with on chip SI including core noise modeling, on chip crosstalk, I/O selection, chip pin-out assignment, package selection and pin-out arrangement Proficient with PCB cross-section design and trade-off, SERDES channel analysis and PCB stack-up calculation etc. Proficient with high speed connectors and board to board interconnect. Proficient with 2-D/3-D CAD tools such as SpectreQuest, Hspice and competent for SPIT (Signal, Integrity, power, and Timing) Measurement Good working knowledge in various electronics test and measurement instruments like signal generators, logic analyzer, network analyzer, bus protocols analyzer, and oscilloscope etc. Experience with multiple high-speed traces on a single board (ex PCI-E gen 3, DDR III/IV, 25Gbps or 56G PAM4 traces) Experience of working in medium sized multidisciplinary development teams Good English Speaking and literacy查看更多
- 年龄要求: 不限
- 语言要求: 不限
公司介绍
Jabil 是世界上最大型的电子制造服务公司之一,为当今一些最大型的公司和品牌提供定制设计、制造、配送和售后服务。我们的全球运营事业已拥有超过 3,700 万平方英尺的制造厂,遍及四大洲的 100 多家工厂,并已雇用 多名员工。 为确保我们能继续创造经济效益和增长,我们已在多个市场开展运营,包括售后服务、计算与存储、国防与航空、医疗与仪表制造、工业和清洁技术、材料技术、移动通信、网络和电信。此策略已取得成功 — 在十多年内,我们通过坚定不移地致力于适当结合服务、行业、位置、系统和人员,已取得了两位数的增长。Jabil 已使用 “JBL” 代码在纽约证券交易所上市,我们欢迎未来的员工查阅公司的财务概况。 我们为有资历的个人提供平等的雇用机会,无论其种族、宗教、肤色、年龄、国籍、性别、残疾和性取向如何。我们将员工技能、能力、经验和背景的多样化视为一项优势,并在 Jabil 的所有领域中鼓励发挥该优势。 我们主张聘用适当的人员、将他们安排在能贡献一己之力的职位,并为他们提供决策所需的工具和职权。如果您对所做的一切都秉持质量第一的心态,且对取得成效充满热情,那么 Jabil 是您的不二之选。 欲更详细了解公司情况,请登录本公司网站。如果您有意应聘所述岗位,请将中英文简历及相关证书复印件选择所述方式寄至公司,并请注明相关应聘职位。来信请寄至本公司。未经录用者,简历恕不退回。谢谢!查看更多
智通直聘安全提醒
求职过程中安全很重要。如您在求职面试的过程中发现用人单位或其招聘人员存在违法违规行为,包括但
不限于扣押您的身份证或其他证件、 以任何名义要求您出资或交钱、发布虚假招聘信息 请立即举报
了解更多职场安全防范知识
- 相关职位
- 热门企业
- 热门城市
- 推荐企业
- 城市招聘
- 税后工资
什么是Senior (or junior) Power Engineer?需要学会什么职业技能?智通直聘为人才提供捷普集团 JABILSenior (or junior) Power Engineer职位描述和面试要求等相关信息.帮助您全面了解Senior (or junior) Power Engineer主要是做什么工作的?工作好不好?